ABSTRACT: In view of the LHC upgrade for the High Luminosity Phase (HL-LHC), the ATLAS experiment is planning to replace the Inner Detector with an all-Silicon system. The n-on-p technology represents a valid solution for the modules of most of the layers, given the significant radiation hardness of this option and the reduced cost. There is also the demand to reduce the inactive areas to a minimum. The ATLAS LPNHE Paris group and FBK Trento started a collaboration for the development on a novel n-on-p edgeless planar pixel design, based on the deep-trench process which can cope with all these requirements. This paper reports selected results from the electrical characterization, both before and after irradiation, of test structures from the first production batch.
Introduction
In the next decade the CERN Large Hadron Collider (LHC) should be upgraded to the so-called high luminosity LHC (HL-LHC) [1] , capable of a luminosity of 5 × 10 34 cm −2 s −1 , to extend its physics reach. By then the ATLAS experiment will be equipped with a completely new pixel detector. The innermost layer of the new pixel detector will integrate a fluence of about 10 16 (1-MeV) n eq /cm 2 for an integrated luminosity of 3000 fb −1 . These harsh conditions demand radiationhard devices and a finely segmented detector to cope with the expected high occupancy. Furthermore, the new pixel sensors will need a high geometrical acceptance, and the geometric inefficiency are required to be less than 2.5% [2] . In conventional sensor designs many Guard Rings (GRs), essential to improve the voltage-handling capability of the sensor, surround the active region, so that a relatively large dead area at the edge of the sensor results. One way to reduce or even eliminate this insensitive region along the device periphery is offered by the "active edge" technique [3] , in which a deep vertical trench is etched along the device periphery throughout the entire wafer thickness, thus performing a damage free cut. The trench is then heavily doped, extending the ohmic contact on the backside to the lateral sides of the device: the depletion region can then extend to the edge without causing a large current increase. This is the technology we have chosen for realizing n-on-p pixel sensors with reduced inactive zone. Details on the technology can be found in [4] . FBK has already experience in the fabrication of active-edge sensors [5] . With respect to p-on-n productions, a complication in the process arises from the fact that n-electrodes would be shorted by the electron accumulation layer present at the Si/SiO 2 interface unless a p-type compensating implant is present. In the first production run at MtLab of FBK, we tested different solutions for achieving such isolation: for different process splittings, two different doses of p-spray (i.e. an unpatterned, uniform, low-dose p-implant) of 3 × 10 12 cm −2 and 5 × 10 12 cm −2 and presence or absence of p-stops (i.e. patterned, high dose pimplants in between the pixels) were used. Studies performed with TCAD simulation tools helped - in defining the layout and in making a first estimation of the charge collection efficiency expected before and after irradiation for different geometries [6] . In section 2 some selected results about the electrical characterization of some pixel test structures will be presented. In section 3 the automatic measurements performed on the FE-I4 compatible pixel sensors will be shown. Conclusion are drawn in section 4.
Electrical characterization of pixel test structures
The largest part of a wafer is dedicated to 9 FE-I4 compatible pixel sensors, which consist of an array of 80 × 336 pixels, at a pitch of 250 µm × 50 µm. The nine sensors differ for the GR structures [4] . On the wafer periphery several test structures were placed, which can anticipate some of the main sensor performances. One of the parameters to be extracted from the testing was the breakdown voltage, which is expected to vary for the different designs, namely, number of GRs and pixel-to-trench distance. The test-structures for the measurement of this parameter, which are described in [7] , consist in an array of 6 × 30 FE-I4-like pixels, shorted by narrow metal links, in order to be contactable by a single probe. They differ for the number of GRs as well as for the pixel-to-trench distance (figure 1).
Another important parameter is the pixel capacitance. To measure it, we inserted specific test patterns, consisting of a contactable FE-I4 pixel surrounded by concentric rings of contactable FE-I4 pixels [7] . For test purposes, they come in two variants: with and without metal field plate (FP) over the n-plus implant (although all pixels have FP in the FE-I4 detectors).
Some of these test structures have been irradiated at the Triga nuclear reactor of JSI of Ljubljana [8] at a fluence of 2.5 × 10 15 (1-MeV) n eq /cm 2 , which is the expected dose the pixel will integrate in ATLAS. An example of the IV after irradiation will be given in section 2.1.1.
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Breakdown voltage measurement
In figure 1 there are reported the current-voltage characteristics for the test structures for the measure of the V BD , featuring three GRs (the innermost is grounded, and its current plotted, while the external two are floating) and different pixel-to-trench distances (150, 200 and 250 µm). In figure 1 there are superimposed the curves of the same test structures coming from a wafer having a p-spray dose of 3 × 10 12 cm −2 , and another wafer having a p-spray dose of 5 × 10 12 cm −2 . The pad current, not plotted, shows no breakdowns and it is independent of the pixel-to-trench distance, while its value is compatible with the one measured on test diodes. As can be seen, the breakdown voltage has a strong dependence on the p-spray dose, while it is quite independent of the pixel-to-trench distance. The steep rise of the GR current allows us to determine the V BD for the different number of GRs, as summarized in table 1.
V BD on irradiated devices
The same electrical characterization has been performed on irradiated devices. After the irradiation, the samples have experienced a limited annealing at room temperature (during the shipment), then they have been stored at −20 • C, while the measurements have been performed at 0 • C. An example of IVs of irradiated structures can be seen in figure 2: as expected, the irradiation increased the V BD and, despite the very limited number of GRs (only 3 in this example) and the proximity of the trench, a V BD in excess of 500 V has been achieved. More detailed measurements will follow in a subsequent publication.
Pixel capacitance
Capacitance measurements, for pixels with and without FP, for all the isolation methods (different p-spray doses and presence/absence of p-stop), as a function of the frequency (for several bias voltages) and as a function of bias voltages (for several frequencies) have been performed. In figure 3 , the interpixel capacitance vs voltage of the central pixel toward the first neighbors (first ring of 8 pixels) is plotted. Such measurement has been found almost independent of the frequency: in the plot, only the data for 100 kHz are reported. The capacitance relative to pixels without FP (dotted lines) is smaller than the capacitance of the corresponding structure with FP, while structures with the higher p-spray dose exhibit a larger capacitance than those with a smaller dose. These differences are all expected but they are of small concerns (in the 10 fF range). A different picture arises when considering the interpixel capacitance between the central pixel and all the other pixels (first and outer rings), as shown in figure 4 . For a p-spray dose of 3× 10 12 cm −2 , the capacitance is practically independent of the bias voltage as well as of the frequency (here again, there is a little difference between structures featuring the FP or not). This suggests that the interface below the FP is depleted from the p-spray, and thus there is no long-range coupling between the pixels. The matter is different for a p-spray dose of 5 × 10 12 cm −2 . Here the capacitance is by far larger and there is a strong voltage dependence. Also, the capacitance of the structure without FP is much lower. These facts suggest a strong and long-range coupling between the pixels, aided by the resistive p-spray. By increasing the bias voltage, the p-spray gets more and more depleted under the FP, decreasing the capacitance. Even a pixel capacitance of 150 fF is not so high as to prevent the achievement of good results in terms of input capacitance. For instance, 3D pixels (read-out by the same FE-I4 chip) have a capacitance of about 200 fF and nonetheless can achieve a noise level of only 150 e. r.m.s. [9] .
The single pixel capacitance towards the backside can be estimated below 1 fF/pixel from the parallel plane approximation, therefore cannot be directly measured with enough accuracy. To evaluate this parameter, we measured the total capacitance of all the 117 pixels of the test structure toward the backside. Figure 5 shows the obtained results for three different isolation conditions as a function of the frequency. The capacitance at low frequency accounts for the coupling with the interfacial resistive layers. The RC associated with this network of distributed resistances and capacitances is related to the inverse of the frequency at which a bump in the dissipation factor occurs and is strongly dependent on the presence or not of the p-stop. The high-frequency asymptotic value of the capacitance (i.e. the value at the operational point for f > 1 MHz) is the direct capacitance of the pixels toward the bulk, which does not depend on the interfacial resistive layers: it is about 50 fF for the 117 pixels, i.e. about 0.5 fF/pixels, compatible with the parallel plane approximation.
IV on FE-I4 sensors
To select functional FE-I4 compatible pixel-sensors to be bump-bonded to the read-out chips, an electrical test at the wafer level is highly desirable. If the testing procedure is straightforward as far as strip sensors are concerned, this is not true for pixel sensors, because it is not practical to connect so many pixels with a probe card. Thus, the same approach used for 3D pixel sensors [10] has been used also here: i.e. a temporary metal was deposited above the passivation layer. The temporary metal contacts the metal of the underneath pixel through the opening of the passivation layer ( figure 6 ), where the under-bump metal first and then the indium bump-ball will be placed. In principle all the pixels can be connected together so as to measure the sensor total current with a single electrode. However, we decided to have a segmented temporary metal in order to get some insight about the spatial distribution of possible defects. Therefore, a sensor needs 80 metal stripes, each shorting a row of 336 pixels. During the IV measurement, only about 10 stripes are grounded by the probecard, and their current read-out, while the other rows are unbiased and thus stay at the bulk voltage, provided by an additional probe contacting the bias tab. After the measurement, the metal is removed by a simple wet etch, which cannot spoil the electrical characteristics just measured. Similarly to the 3D sensors, in which the ohmic columns touch the p-spray on the nside, here the p-spray is at the same voltage of the back, so as to make the full applied voltage to drop at the pixel border. The break-down voltage we expect is then the one measured on the pixel test structures having no GRs (about 90 V and about 40 V for a p-spray dose of 3 × 10 12 cm −2 and 5 × 10 12 cm −2 , respectively). In figure 7 there is an example of such measurements. The sum of the 80 currents (one for each stripe) of the 9 pixel sensors coming from one wafer (having p-spray -6 - dose of 3 × 10 12 cm −2 ) is plotted. Three sensors are defective since their break-down voltage is well-below the expected 90 V. All the other sensors are fine and are good candidate for the bumpbonding. Notice the large current difference between the only sensor without GRs and the others (featuring GRs). This is due to the fact that, if present, GRs are biased by punch-through by the nearby pixels, creating a quite large depletion region, whose generated leakage current is collected by the pixels. This amount of current is summed 80 times in the plot. In figure 8 , the 80 IVs of one of a defective sensor of figure 7 are shown: as can be seen, only one row is defective, while the others are absolutely fine. We can deduce that only few pixels are defective in this row but this is enough to spoil the electrical properties of the whole sensors. The same thing has been observed with 3D sensors. 
Conclusions and outlook
In view of the upgrade of the ATLAS Inner Detector for HL-LHC runs, FBK (Trento) and LPNHE Paris are developing new planar n-on-p pixel sensors, characterized by a reduced inactive region, obtained by means of a trench: the "active edge" approach. The measurements performed on test structures, including capacitance-and current-voltage characteristics, show that it is possible to operate the sensors successfully, well in over-depletion. Functional tests of the FE-I4 pixel sensors with radioactive sources, before and after irradiation, and eventually in a beam test, after having bump-bonded a number of pixel sensors to the FE-I4 read-out chips, will follow.
